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We describe a method for transferring ultra large-scale CVD-grown graphene sheets. These samples can
be fabricated as large as several cm2 and are characterized by magneto-transport measurements on SiO2
substrates. The process we have developed is highly effective and limits damage to the graphene all the
way through metal liftoff, as shown in carrier mobility measurements and the observation of the quantum
Hall effect. The charge-neutral point is shown to move drastically to near-zero gate voltage after a 2-step
post-fabrication annealing process, which also allows for greatly diminished hysteresis.
PACS numbers: 72.80.Vp, 81.05.ue.
Graphene is well-known for its desirable electrical
properties,1 and with all of the intense focus on research
in the material, new applications are being constantly
discovered. While graphene is known to have its best
electrical properties when it is single-crystalline and sus-
pended,2,3 those attributes are currently not feasible for
mass-produced devices. There have been very excit-
ing developments related to improving non-suspended
graphene’s mobility on more exotic substrates such as
hBN,4,5 as well as improving the chemical vapor deposi-
tion (CVD) growth process for producing better quality
devices with large grain sizes.5–7 However, these develop-
ments are currently difficult to scale up and automate.
On the other hand, CVD-grown graphene is still the
best way to repeatably produce large areas of monolayer
graphene, and SiO2 is a well-known substrate that is al-
ready integrated into many processes from semiconduc-
tor physics to MEMS,8,9 and beyond. Previous work
has shown how to transfer large areas of CVD-grown
graphene onto arbitrary substrates10–13 and remove con-
taminants.10,14 However, previous CVD-grown graphene
on SiO2 devices do not combine the desirable properties
of high enough quality electrical characteristics to dis-
play the quantum Hall effect (QHE), a charge neutral
point (CNP) near zero gate voltage, and a large device
size, with typical finished devices being on the order of
10 µm.15 Large-scale integration of easily manufactured,
high-quality graphene devices is desirable in many dif-
ferent applications, such as graphene transistors, broad-
band optical modulators16 and THz antennas.17
Challenges arise when fabricating high-quality CVD-
grown graphene devices, primarily due to contaminants
of all kinds easily attaching to graphene. With each step,
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much care must be taken to remove any existing organic
or inorganic contaminants on the graphene as well as pre-
vent new contaminants from being attached. This paper
presents a fabrication method that produces devices with
CVD-grown graphene on SiO2 that are hundreds of mi-
crons in size and display the QHE.
A sheet of copper is supplied with CVD-grown
graphene on only one side. Other sources of CVD
graphene on copper typically have graphene on both sides
of the foil, and in that case an oxygen plasma can be used
to remove graphene from one side. A wet transfer pro-
cess is used to place the graphene on the substrate, with
cleaning steps to remove inorganic and organic contam-
inants from the bottom of the graphene before transfer.
These steps are similar to the method detailed by Liang
et al., which itself includes a “modified RCA clean” pro-
cess.10
It is important to be sure that all contaminants from
the graphene are removed, as any resist residues can act
as dopants and scattering centers to degrade electrical
performance2,3 as well as increase contact resistance.18,19
Acetone or other common solvents are not sufficient to re-
move residues from resists such as poly(methyl methacry-
late) (PMMA). A common technique to clean small
graphene devices is to use current annealing,20 especially
when the graphene is suspended, as it can effectively
evaporate many contaminants and allow the graphene
to self-heal.21 Other cleaning methods include mechani-
cal cleaning with atomic force microscopy,22 exposure to
ultra-violet light,23 ozone treatment,18,23 and annealing
in vacuum24 or with gas flow.25 In the process detailed
in this paper, the graphene is cleaned before transfer to a
clean substrate, and then cleaned again after fabrication
by a 2-step thermal annealing process.
The size of the graphene/copper foil pieces used here is
1 cm× 1 cm, however, the process can easily be upscaled
to sizes of several cm2. PMMA with a molecular weight of
950K is spun onto the graphene/copper foil and dried by
air (Fig. 1(a)). A solution of Fe(NO3)3 is prepared with
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2FIG. 1. Flow diagram of the sample preparation. PMMA is spun
onto the graphene copper stack (a), before the copper is etched
away (b). The graphene is cleaned in multiple steps removing in-
organic (c) and organic (d) contaminants, scooped up with a SiO2
wafer piece (e) and then dried (f). The PMMA layer is removed
with acetic acid (g) and the result is shown in (h). For the defini-
tion of the Hall contacts, the sample is coated with layers of LOR
and photoresist, exposed and devoloped, before Ni and Au are de-
posited as adhesion and contact materials, respectively (i). After
lift-off (j), the excess graphene is etched away (k) and the sample
is mounted in a probe and baked under vacuum (l).
5 g/100 ml of DI water and the PMMA/graphene/copper
stack is placed to float in the solution with the copper
side down, then left for at least 10 hours for the cop-
per to etch away (Fig. 1(b)). Subsequently, the graphene
stack is transferred to clean DI water at least twice, wait-
ing 5 minutes after each transfer. Similarly to Liang et
al., the RCA clean step referred to as Standard Clean
2 is next, with a HCl/H2O2/H2O solution prepared in
a 1:1:20 ratio. Once again, the stack is placed on this
solution to clean inorganic contaminants not removed by
the Fe(NO3)3, such as oxides, for 15 minutes (Fig. 1(c)).
The stack is then once again transferred to clean beakers
of DI water at least twice for 5 minutes each. Finally, the
RCA clean step known as Standard Clean 1 (SC-1) is per-
formed with a NH4OH/H2O2/H2O solution in a 1:1:100
ratio for 5 minutes (Fig. 1(d)) to remove organic contami-
nants. The cleaning time and chemical concentrations of
H2O2 and NH4OH in SC-1 are lower than reported in
the modified RCA clean process in order to avoid bubble
formation. Bubbles that get under the graphene stack
can lead to the graphene tearing and are very difficult
to remove before transfer. After the SC-1 step is com-
plete, the graphene is again transferred to clean beakers
of DI-water twice, waiting 5 minutes after each transfer.
Wafers of thermally grown SiO2 on p-doped Si are pre-
pared by carefully cutting into appropriately sized pieces
with a diamond scribe. Any contaminants are cleaned
off with sonication in acetone and then isopropanol be-
fore the wafers are dried with a N2 gun. The SiO2 is then
treated with O2 plasma in order to make the surface more
hydrophilic26, so the graphene will stick to it more readily
and minimize breakage. Within one minute of the sub-
strate’s O2 plasma exposure, the PMMA/graphene stack
is scooped up and it is all dried in an oven set to 150 ◦C
for 15 minutes (Fig. 1(e) and (f)). Finally, the PMMA is
removed with acetic acid (Fig. 1(g)), which more cleanly
removes PMMA residue than acetone, while at the same
time not attacking either the graphene or the SiO2 sub-
strate.14 At this point, the graphene is cleanly transferred
to the substrate with minimal cracks or tears (Fig. 1(h)),
with most defects existing previous to the transfer pro-
cess. Many other defects can be explained by bumps,
folds, or other surface features in the copper foil that the
graphene was grown on. These features make it much
less likely for the graphene to transfer tear-free, making
it very important to keep the copper foil as flat as pos-
sible. As shown in Fig. 2(a) and 2(b), Raman spectra
at 532 nm were taken in multiple locations to verify re-
producibility of the measurement and uniformity of the
graphene monolayer.
Once the graphene is on the target substrate, it must
still have metal contacts deposited as well as be patterned
into whatever shape is desired. Both of these steps must
ideally be done without damaging or contaminating the
graphene any more than absolutely necessary. The con-
tacts are defined using photolithography, with a layer
of Microchem LOR 5A used between the photoresist and
graphene. This bi-layer stack tends to remove much more
cleanly than photoresist alone27 and after removal can re-
sult in high-quality devices. In our observation, it also
results in a higher final yield of usable devices due to less
undesired graphene removal during liftoff. Without a
protective layer of LOR, negative photoresists tended to
result in much worse yield than positive resists, possibly
due to crosslinking of polymer chains during exposure.
After exposure and development, a 5 nm layer of Ni is
deposited by physical vapor deposition as an adhesion
layer, followed by 50 nm of Au (Fig. 1(i)). Liftoff is then
performed in a two-phase process. First, the sample is
soaked in a bath of acetone, which removes the photore-
sist and lifts off the excess metal. Since an ultrasonic
bath will damage the graphene, excess metal is instead
gently removed by squeezing a pipette to agitate the ace-
tone. Second, after all excess metal is removed, the LOR
layer is removed by being soaked in Microposit Remover
1165 for five minutes. Finally, the sample is rinsed with
isopropanol and dried with a N2 gun. The result is shown
in Fig. 1(j).
For this sample, excess graphene is removed by using
photolithography to cover the areas of graphene to be
3FIG. 2. (a) Optical microscopy image of a large clean area of
graphene (dark purple) on a SiO2 substrate (light purple). Inset:
Picture of a 1 cm × 1 cm SiO2 wafer with CVD graphene on top
(dark blue). (b) Raman spectra with a 532 nm laser taken at the
colored and numbered spots shown in (a), displayed with an arti-
ficial offset for clarity. The defect peak D is very small in all three
measurements, which speaks for a high quality of graphene, and
the G∗ peak is in the expected location. Also, due to the relative
height of the G and 2D peaks, which is about one third, we can con-
firm that we see a monolayer of graphene.28 (c) Optical microscopy
image of a 200µm long and 22 µm wide graphene strip (light blue)
on an SiO2 substrate (dark blue) with a contact layout typical for
Hall measurements. (Graphene contrast increased for visual effect
in (a) and (c)).
protected from O2 plasma. The sample is then chemically
cleaned for the final time with acetone and isopropanol,
then dried with N2. Fig. 1(k) and 2(c) show the final
result.
The sample is then mounted in a probe with air
pumped out and replaced with a small quantity of He as
an exchange gas. The longitudinal resistance is measured
over a range of applied gate voltages at a temperature of
4.2 K at zero magnetic field. The sample is annealed un-
der vacuum for 16 hours at 350 ◦C to remove all water,
including water trapped between the graphene and sub-
strate. The sample is then removed from vacuum and
quickly mounted in a probe, and once again annealed
in a tube oven under vacuum (Fig. 1(l)) at 140 ◦C for
72 hours to remove any water absorbed from the atmo-
FIG. 3. Longitudinal resistance Rxx of the graphene strip versus
gate voltage Vg before (dashed blue line) and after (solid red line)
baking out the sample. The measurements were recorded at T =
4.2 K. A possible explanation for the postbake shift of the CNP of
over 30 V is the removal of contaminants on the graphene that act
as dopants, originating from resist residues or the atmosphere.
sphere during mounting. During this time, the 2-point
resistance of the Hall bar is observed to steadily increase
from approximately 25 kΩ to a new maximum of 57 kΩ.
Fig. 3 shows the increase in peak longitudinal resistance
along with a dramatic shift of the charge neutral point
(CNP) from Vg=27 V to −4 V before and after anneal-
ing, respectively, which is evidential of the concentration
of charged impurities being significantly reduced.29 The
large peak shift is indicative of the removal of a majority
of p-type dopants such as water30 and the settling of the
CNP at a negative gate voltage may be due to doping by
the metal contacts or contact doping by SiO2 and any
contaminants trapped between the graphene and metal
during processing.31,32 When the sample is re-exposed to
atmosphere, the CNP drifts toward the prebake value,
though performing the baking process once more moves
the CNP back to near-zero gate voltage. Thus, a capping
layer is necessary to prevent adsorbates from altering the
electrical characteristics of the graphene when exposed
to air.
The CNP changes by at most 0.1 V, depending on the
direction the gate voltage is swept. When there is still
a significant amount of water on the substrate, this hys-
teresis can easily be on the order of a few or even tens
of volts.26 This effect is typical of graphene on SiO2 and
the relatively low hysteresis seen in this sample implies
that most of the water has been removed by the previous
annealing step.33
The magnetic field is then set to 8 T and the gate volt-
age is scanned once more at 4.2 K. Multiple quantum
Hall levels for monolayer graphene were seen, as shown
in Fig. 4. Clear plateaux for the Hall resistance, Rxy,
at filling factors of ν = +−4(n + 1/2) and Landau level
index n = 0, 1, ... are seen with corresponding drops in
the longitudinal resistance, Rxx.
35 Further magnetoresis-
4100μm
-2 +2
-4 +4 +6
FIG. 4. The longitudinal (solid red line) and Hall resistance
(dashed blue line) versus the gate voltage Vg at fixed magnetic
field B = 8 T measured at 4.2 K, obtained through a standard 4-
point-measurement approach, show multiple quantum Hall levels
with filling factors labeled. Inset: Schematic of the graphene strip
and contacts, with a distance between the longitudinal contacts of
100µm.
FIG. 5. The charge carrier density (solid red line) and mobility
(dashed blue line) versus the gate voltage Vg at 4.2 K after the final
annealing step. The values were obtained by performing magne-
toresistance measurements at the displayed values for Vg. Points
are connected by B-spline curves. The charge carrier density is lin-
ear with respect to gate voltage away from the CNP, which implies
the gate oxide provides the dominant capacitive effect which is ex-
pected due to the oxide thickness.34 The rounding of the charge
carrier density graph near the CNP is due to charged electron/hole
puddles induced by charged impurities, including those in the sub-
strate.29
tance measurements were performed to find charge car-
rier density and mobility at nine different gate voltages
with the result shown in Fig. 5. At the CNP, the mobil-
ity is measured to be around µCNP = 3760 cm
2/(Vs) and
the charge carrier density is nCNP = 1.58× 1011 cm−2.
These measurements show that the fabrication method
presented here results in a mobility at the charge neutral
point that approaches values obtained when using exfo-
liated graphene on SiO2,
36 implying that the graphene
is very clean and has been minimally damaged by the
sample production process.
In summary, we have presented a procedure that re-
sults in clean large-area graphene devices of high qual-
ity on a SiO2 substrate. The 2-step liftoff aids greatly
in unbroken large graphene structures, and the 2-step
annealing process as well as other cleaning steps result
in a realization of near-ideal mobilities and a low hys-
teresis with observation of quantum Hall levels. Hence,
our processing approach now enables large-scale integra-
tion of high-quality graphene layers in devices such as
THz-emitters, thermo-power couplers, and possibly flex-
ible thin-film sensors.
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